
clk
mem_i
S=1'b1
I0
S=default
I1
O
S
RTL_MUX
r_en
w_en
address[3:0]
data_in[15:0]
RTL_AND
I0
I1
O
RTL_AND
mem_reg
WCLK
WE2
RA1[3:0]
WA2[3:0]
WD2[15:0]
RO1[15:0]
RTL_RAM
d_out_i
S=1'b1
I0
S=default
I1
O
S
RTL_MUX
d_out_i__0
S=1'b1
I0
S=default
I1
O
S
RTL_MUX
d_out_reg[15:0]
C
CE
D
OE
Q
RTL_REG
d_out[15:0]